



EN25Q64

64 Megabit Serial Flash Memory with 4Kbyte Uniform Sector




FEATURES


- Single power supply operation
 - Full voltage range: 2.7-3.6 volt
- Serial Interface Architecture
 - SPI Compatible: Mode 0 and Mode 3
- 64 M-bit Serial Flash
 - 64 M-bit/8192 K-byte/32768 pages
 - 256 bytes per programmable page
- Standard, Dual or Quad SPI
 - Standard SPI: CLK, CS#, DI, DO, WP#
 - Dual SPI: CLK, CS#, DQ₀, DQ₁, WP#
 - Quad SPI: CLK, CS#, DQ₀, DQ₁, DQ₂, DQ₃
- High performance
 - 104MHz clock rate for one data bit
 - 80MHz clock rate for two data bits
 - 80MHz clock rate for four data bits
- Low power consumption
 - 12 mA typical active current
 - 1 μ A typical power down current
- Uniform Sector Architecture:
 - 2048 sectors of 4-Kbyte
 - 128 blocks of 64-Kbyte
 - Any sector or block can be erased individually
- Software and Hardware Write Protection:
 - Write Protect all or portion of memory via software
 - Enable/Disable protection with WP# pin
- High performance program/erase speed
 - Page program time: 1.3ms typical
 - Sector erase time: 60ms typical
 - Block erase time 300ms typical
 - Chip erase time: 30 seconds typical
- Lockable 512 byte OTP security sector
- Minimum 100K endurance cycle
- Package Options
 - 8 pins SOP 200mil body width
 - 8 contact VDFN (5x6mm)
 - 8 contact VDFN (6x8mm)
 - 8 pins PDIP
 - 16 pins SOP 300mil body width
 - 24 balls BGA (6x8mm)
 - All Pb-free packages are RoHS compliant
- Industrial temperature Range

GENERAL DESCRIPTION


The EN25Q64 is a 64 Megabit (8192K-byte) Serial Flash memory, with advanced write protection mechanisms. The EN25Q64 supports the standard Serial Peripheral Interface (SPI), and a high performance Dual output as well as Quad I/O using SPI pins: Serial Clock, Chip Select, Serial DQ₀(DI), DQ₁(DO), DQ₂(WP#) and DQ₃(NC). SPI clock frequencies of up to 80MHz are supported allowing equivalent clock rates of 160MHz for Dual Output and 320MHz for Quad Output when using the Dual/Quad Output Fast Read instructions. The memory can be programmed 1 to 256 bytes at a time, using the Page Program instruction.

The EN25Q64 is designed to allow either single Sector/Block at a time or full chip erase operation. The EN25Q64 can be configured to protect part of the memory as the software protected mode. The device can sustain a minimum of 100K program/erase cycles on each sector or block.

Figure.1 CONNECTION DIAGRAMS

8 - LEAD SOP / PDIP

8 - LEAD VDFN

16 - LEAD SOP



24 - Ball BGA

Figure 2. BLOCK DIAGRAM

Note:

1. DQ₀ and DQ₁ are used for Dual and Quad instructions.
2. DQ₀ ~ DQ₃ are used for Quad instructions.



Table 1. Pin Names

Symbol	Pin Name
CLK	Serial Clock Input
DI (DQ ₀)	Serial Data Input (Data Input Output 0) ^{*1}
DO (DQ ₁)	Serial Data Output (Data Input Output 1) ^{*1}
CS#	Chip Enable
WP# (DQ ₂)	Write Protect (Data Input Output 2) ^{*2}
NC(DQ ₃)	Not Connect (Data Input Output 3) ^{*2}
Vcc	Supply Voltage (2.7-3.6V)
Vss	Ground
NC	No Connect

Note:

1. DQ₀ and DQ₁ are used for Dual and Quad instructions.
2. DQ₀ ~ DQ₃ are used for Quad instructions.

SIGNAL DESCRIPTION

Serial Data Input, Output and IOs (DI, DO and DQ₀, DQ₁, DQ₂, DQ₃)

The EN25Q64 support standard SPI, Dual SPI and Quad SPI operation. Standard SPI instructions use the unidirectional DI (input) pin to serially write instructions, addresses or data to the device on the rising edge of the Serial Clock (CLK) input pin. Standard SPI also uses the unidirectional DO (output) to read data or status from the device on the falling edge CLK.

Dual and Quad SPI instruction use the bidirectional IO pins to serially write instruction, addresses or data to the device on the rising edge of CLK and read data or status from the device on the falling edge of CLK.

Serial Clock (CLK)

The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations. ("See SPI Mode")

Chip Select (CS#)

The SPI Chip Select (CS#) pin enables and disables device operation. When CS# is high the device is deselected and the Serial Data Output (DO, or DQ₀, DQ₁, DQ₂ and DQ₃) pins are at high impedance. When deselected, the devices power consumption will be at standby levels unless an internal erase, program or status register cycle is in progress. When CS# is brought low the device will be selected, power consumption will increase to active levels and instructions can be written to and data read from the device. After power-up, CS# must transition from high to low before a new instruction will be accepted.

Write Protect (WP#)

The Write Protect (WP#) pin can be used to prevent the Status Register from being written. Used in conjunction with the Status Register's Block Protect (BP0, BP1, BP2 and BP3) bits and Status Register Protect (SRP) bits, a portion or the entire memory array can be hardware protected. The WP# function is only available for standard SPI and Dual SPI operation, when during Quad SPI, this pin is the Serial Data IO (DQ₂) for Quad I/O operation.

**MEMORY ORGANIZATION**

The memory is organized as:

- 8,388,608 bytes
- Uniform Sector Architecture
 - 128 blocks of 64-Kbyte
 - 2048 sectors of 4-Kbyte
- 32768 pages (256 bytes each)

Each page can be individually programmed (bits are programmed from 1 to 0). The device is Sector, Block or Chip Erasable but not Page Erasable.



Table 2. Uniform Block Sector Architecture (1/4)

Block	Sector	Address range	
127	2047	7FF000h	7FFFFFFh
	⋮	⋮	⋮
126	2032	7F0000h	7F0FFFh
	⋮	⋮	⋮
125	2016	7E0000h	7E0FFFh
	⋮	⋮	⋮
124	2000	7D0000h	7D0FFFh
	⋮	⋮	⋮
123	1999	7CF000h	7CFFFFFFh
	⋮	⋮	⋮
122	1984	7C0000h	7C0FFFh
	⋮	⋮	⋮
121	1968	7B0000h	7B0FFFh
	⋮	⋮	⋮
120	1967	7AF000h	7AFFFFFFh
	⋮	⋮	⋮
119	1952	7A0000h	7A0FFFh
	⋮	⋮	⋮
118	1935	79F000h	79FFFFFFh
	⋮	⋮	⋮
117	1936	790000h	790FFFh
	⋮	⋮	⋮
116	1935	78F000h	78FFFFFFh
	⋮	⋮	⋮
115	1920	780000h	780FFFh
	⋮	⋮	⋮
114	1919	77F000h	77FFFFFFh
	⋮	⋮	⋮
113	1904	770000h	770FFFh
	⋮	⋮	⋮
112	1903	76F000h	76FFFFFFh
	⋮	⋮	⋮
111	1888	760000h	760FFFh
	⋮	⋮	⋮
110	1887	75F000h	75FFFFFFh
	⋮	⋮	⋮
109	1872	750000h	750FFFh
	⋮	⋮	⋮
108	1871	74F000h	74FFFFFFh
	⋮	⋮	⋮
107	1856	740000h	740FFFh
	⋮	⋮	⋮
106	1855	73F000h	73FFFFFFh
	⋮	⋮	⋮
105	1840	730000h	730FFFh
	⋮	⋮	⋮
104	1839	72F000h	72FFFFFFh
	⋮	⋮	⋮
103	1824	720000h	720FFFh
	⋮	⋮	⋮
102	1823	71F000h	71FFFFFFh
	⋮	⋮	⋮
101	1808	710000h	710FFFh
	⋮	⋮	⋮
100	1807	70F000h	70FFFFFFh
	⋮	⋮	⋮
99	1972	700000h	700FFFh
	⋮	⋮	⋮

Block	Sector	Address range	
111	1791	6FF000h	6FFFFFFh
	⋮	⋮	⋮
110	1776	6F0000h	6F0FFFh
	⋮	⋮	⋮
109	1775	6EF000h	6EFFFFFFh
	⋮	⋮	⋮
108	1760	6E0000h	6E0FFFh
	⋮	⋮	⋮
107	1759	6DF000h	6DFFFFFFh
	⋮	⋮	⋮
106	1744	6D0000h	6D0FFFh
	⋮	⋮	⋮
105	1743	6CF000h	6CFFFFFFh
	⋮	⋮	⋮
104	1728	6C0000h	6C0FFFh
	⋮	⋮	⋮
103	1727	6BF000h	6BFFFFFFh
	⋮	⋮	⋮
102	1712	6B0000h	6B0FFFh
	⋮	⋮	⋮
101	1711	6AF000h	6AFFFFFFh
	⋮	⋮	⋮
100	1696	6A0000h	6A0FFFh
	⋮	⋮	⋮
99	1695	69F000h	69FFFFFFh
	⋮	⋮	⋮
98	1680	690000h	690FFFh
	⋮	⋮	⋮
97	1679	68F000h	68FFFFFFh
	⋮	⋮	⋮
96	1664	680000h	680FFFh
	⋮	⋮	⋮
95	1663	67F000h	67FFFFFFh
	⋮	⋮	⋮
94	1648	670000h	670FFFh
	⋮	⋮	⋮
93	1647	66F000h	66FFFFFFh
	⋮	⋮	⋮
92	1632	660000h	660FFFh
	⋮	⋮	⋮
91	1631	65F000h	65FFFFFFh
	⋮	⋮	⋮
90	1616	650000h	650FFFh
	⋮	⋮	⋮
89	1615	64F000h	64FFFFFFh
	⋮	⋮	⋮
88	1600	640000h	640FFFh
	⋮	⋮	⋮
87	1599	63F000h	63FFFFFFh
	⋮	⋮	⋮
86	1584	630000h	630FFFh
	⋮	⋮	⋮
85	1583	62F000h	62FFFFFFh
	⋮	⋮	⋮
84	1568	620000h	620FFFh
	⋮	⋮	⋮
83	1567	61F000h	61FFFFFFh
	⋮	⋮	⋮
82	1552	610000h	610FFFh
	⋮	⋮	⋮
81	1551	60F000h	60FFFFFFh
	⋮	⋮	⋮
80	1536	600000h	600FFFh
	⋮	⋮	⋮



Table 2. Uniform Block Sector Architecture (2/4)

Block	Sector	Address range	
95	1535	5FF000h	5FFFFFFh
	⋮	⋮	⋮
94	1520	5F0000h	5F0FFFh
	⋮	⋮	⋮
93	1519	5EF000h	5EFFFFh
	⋮	⋮	⋮
92	1504	5E0000h	5E0FFFh
	⋮	⋮	⋮
91	1503	5DF000h	5DFFFFh
	⋮	⋮	⋮
90	1488	5D0000h	5D0FFFh
	⋮	⋮	⋮
89	1487	5CF000h	5CFFFFh
	⋮	⋮	⋮
88	1472	5C0000h	5C0FFFh
	⋮	⋮	⋮
87	1471	5BF000h	5BFFFFh
	⋮	⋮	⋮
86	1456	5B0000h	5B0FFFh
	⋮	⋮	⋮
85	1455	5AF000h	5AFFFFh
	⋮	⋮	⋮
84	1440	5A0000h	5A0FFFh
	⋮	⋮	⋮
83	1439	59F000h	59FFFFh
	⋮	⋮	⋮
82	1424	590000h	590FFFh
	⋮	⋮	⋮
81	1423	58F000h	58FFFFh
	⋮	⋮	⋮
80	1408	580000h	580FFFh
	⋮	⋮	⋮
79	1407	57F000h	57FFFFh
	⋮	⋮	⋮
78	1392	570000h	570FFFh
	⋮	⋮	⋮
77	1391	56F000h	56FFFFh
	⋮	⋮	⋮
76	1376	560000h	560FFFh
	⋮	⋮	⋮
75	1375	55F000h	55FFFFh
	⋮	⋮	⋮
74	1360	550000h	550FFFh
	⋮	⋮	⋮
73	1359	54F000h	54FFFFh
	⋮	⋮	⋮
72	1344	540000h	540FFFh
	⋮	⋮	⋮
71	1343	53F000h	53FFFFh
	⋮	⋮	⋮
70	1328	530000h	530FFFh
	⋮	⋮	⋮
69	1327	52F000h	52FFFFh
	⋮	⋮	⋮
68	1312	520000h	520FFFh
	⋮	⋮	⋮
67	1311	51F000h	51FFFFh
	⋮	⋮	⋮
66	1296	510000h	510FFFh
	⋮	⋮	⋮
65	1295	50F000h	50FFFFh
	⋮	⋮	⋮
64	1280	500000h	500FFFh
	⋮	⋮	⋮

Block	Sector	Address range	
79	1279	4FF000h	4FFFFFFh
	⋮	⋮	⋮
78	1264	4F0000h	4F0FFFh
	⋮	⋮	⋮
77	1263	4EF000h	4EFFFFh
	⋮	⋮	⋮
76	1248	4E0000h	4E0FFFh
	⋮	⋮	⋮
75	1247	4DF000h	4DFFFFh
	⋮	⋮	⋮
74	1232	4D0000h	4D0FFFh
	⋮	⋮	⋮
73	1231	4CF000h	4CFFFFh
	⋮	⋮	⋮
72	1216	4C0000h	4C0FFFh
	⋮	⋮	⋮
71	1215	4BF000h	4BFFFFh
	⋮	⋮	⋮
70	1200	4B0000h	4B0FFFh
	⋮	⋮	⋮
69	1119	4AF000h	4AFFFFh
	⋮	⋮	⋮
68	1184	4A0000h	4A0FFFh
	⋮	⋮	⋮
67	183	49F000h	49FFFFh
	⋮	⋮	⋮
66	1168	490000h	490FFFh
	⋮	⋮	⋮
65	1167	48F000h	48FFFFh
	⋮	⋮	⋮
64	1152	480000h	480FFFh
	⋮	⋮	⋮
63	1151	47F000h	47FFFFh
	⋮	⋮	⋮
62	1136	470000h	470FFFh
	⋮	⋮	⋮
61	1135	46F000h	46FFFFh
	⋮	⋮	⋮
60	1120	460000h	460FFFh
	⋮	⋮	⋮
59	1119	45F000h	45FFFFh
	⋮	⋮	⋮
58	1104	450000h	450FFFh
	⋮	⋮	⋮
57	1103	44F000h	44FFFFh
	⋮	⋮	⋮
56	1088	440000h	440FFFh
	⋮	⋮	⋮
55	1087	43F000h	43FFFFh
	⋮	⋮	⋮
54	1072	430000h	430FFFh
	⋮	⋮	⋮
53	1071	42F000h	42FFFFh
	⋮	⋮	⋮
52	1056	420000h	420FFFh
	⋮	⋮	⋮
51	1055	41F000h	41FFFFh
	⋮	⋮	⋮
50	1040	410000h	410FFFh
	⋮	⋮	⋮
49	1039	40F000h	40FFFFh
	⋮	⋮	⋮
48	1024	400000h	400FFFh
	⋮	⋮	⋮



Table 2. Uniform Block Sector Architecture (3/4)

Block	Sector	Address range	
63	1023	3FF000h	3FFFFFFh
	⋮	⋮	⋮
62	1008	3F0000h	3F0FFFh
	⋮	⋮	⋮
61	1007	3EF000h	3EFFFFh
	⋮	⋮	⋮
60	992	3E0000h	3E0FFFh
	⋮	⋮	⋮
59	991	3DF000h	3DFFFFh
	⋮	⋮	⋮
58	976	3D0000h	3D0FFFh
	⋮	⋮	⋮
57	975	3CF000h	3CFFFFh
	⋮	⋮	⋮
56	960	3C0000h	3C0FFFh
	⋮	⋮	⋮
55	959	3BF000h	3BFFFFh
	⋮	⋮	⋮
54	944	3B0000h	3B0FFFh
	⋮	⋮	⋮
53	943	3AF000h	3AFFFFh
	⋮	⋮	⋮
52	928	3A0000h	3A0FFFh
	⋮	⋮	⋮
51	927	39F000h	39FFFFh
	⋮	⋮	⋮
50	912	390000h	390FFFh
	⋮	⋮	⋮
49	911	38F000h	38FFFFh
	⋮	⋮	⋮
48	896	380000h	380FFFh
	⋮	⋮	⋮
47	895	37F000h	37FFFFh
	⋮	⋮	⋮
46	880	370000h	370FFFh
	⋮	⋮	⋮
45	879	36F000h	36FFFFh
	⋮	⋮	⋮
44	864	360000h	360FFFh
	⋮	⋮	⋮
43	863	35F000h	35FFFFh
	⋮	⋮	⋮
42	848	350000h	350FFFh
	⋮	⋮	⋮
41	847	34F000h	34FFFFh
	⋮	⋮	⋮
40	832	340000h	340FFFh
	⋮	⋮	⋮
39	831	33F000h	33FFFFh
	⋮	⋮	⋮
38	816	330000h	330FFFh
	⋮	⋮	⋮
37	815	32F000h	32FFFFh
	⋮	⋮	⋮
36	800	320000h	320FFFh
	⋮	⋮	⋮
35	799	31F000h	31FFFFh
	⋮	⋮	⋮
34	784	310000h	310FFFh
	⋮	⋮	⋮
33	783	30F000h	30FFFFh
	⋮	⋮	⋮
32	768	300000h	300FFFh
	⋮	⋮	⋮

Block	Sector	Address range	
47	767	2FF000h	2FFFFFFh
	⋮	⋮	⋮
46	752	2F0000h	2F0FFFh
	⋮	⋮	⋮
45	751	2EF000h	2EFFFFh
	⋮	⋮	⋮
44	736	2E0000h	2E0FFFh
	⋮	⋮	⋮
43	735	2DF000h	2DFFFFh
	⋮	⋮	⋮
42	720	2D0000h	2D0FFFh
	⋮	⋮	⋮
41	719	2CF000h	2CFFFFh
	⋮	⋮	⋮
40	704	2C0000h	2C0FFFh
	⋮	⋮	⋮
39	703	2BF000h	2BFFFFh
	⋮	⋮	⋮
38	688	2B0000h	2B0FFFh
	⋮	⋮	⋮
37	687	2AF000h	2AFFFFh
	⋮	⋮	⋮
36	672	2A0000h	2A0FFFh
	⋮	⋮	⋮
35	671	29F000h	29FFFFh
	⋮	⋮	⋮
34	656	290000h	290FFFh
	⋮	⋮	⋮
33	655	28F000h	28FFFFh
	⋮	⋮	⋮
32	640	280000h	280FFFh
	⋮	⋮	⋮
31	639	27F000h	27FFFFh
	⋮	⋮	⋮
30	624	270000h	270FFFh
	⋮	⋮	⋮
29	623	26F000h	26FFFFh
	⋮	⋮	⋮
28	608	260000h	260FFFh
	⋮	⋮	⋮
27	607	25F000h	25FFFFh
	⋮	⋮	⋮
26	592	250000h	250FFFh
	⋮	⋮	⋮
25	591	24F000h	24FFFFh
	⋮	⋮	⋮
24	576	240000h	240FFFh
	⋮	⋮	⋮
23	575	23F000h	23FFFFh
	⋮	⋮	⋮
22	560	230000h	230FFFh
	⋮	⋮	⋮
21	559	22F000h	22FFFFh
	⋮	⋮	⋮
20	544	220000h	220FFFh
	⋮	⋮	⋮
19	543	21F000h	21FFFFh
	⋮	⋮	⋮
18	528	210000h	210FFFh
	⋮	⋮	⋮
17	527	20F000h	20FFFFh
	⋮	⋮	⋮
16	512	200000h	200FFFh
	⋮	⋮	⋮



Table 2. Uniform Block Sector Architecture (4/4)

Block	Sector	Address range	
31	511	1FF000h	1FFFFFFh
	⋮	⋮	⋮
30	496	1F0000h	1F0FFFh
	495	1EF000h	1EFFFFh
29	480	1E0000h	1E0FFFh
	479	1DF000h	1DFFFFh
28	463	1C0000h	1C0FFFh
	448	1C0000h	1C0FFFh
27	447	1BF000h	1BFFFFh
	432	1B0000h	1B0FFFh
26	431	1AF000h	1AFFFFh
	416	1A0000h	1A0FFFh
25	415	19F000	19FFFF
	400	190000h	190FFFh
24	399	18F000h	18FFFFh
	384	180000h	180FFFh
23	383	17F000h	17FFFFh
	368	170000h	170FFFh
22	367	16F000h	16FFFFh
	352	160000	160FFFh
21	351	15F000	15FFFFh
	336	150000h	150FFFh
20	335	14F000h	14FFFFh
	320	140000h	140FFFh
19	319	13F000h	13FFFFh
	304	130000h	130FFFh
18	303	12F000h	12FFFFh
	288	120000h	120FFFh
17	287	11F000h	11FFFFh
	272	110000h	110FFFh
16	271	10F000h	10FFFFh
	256	100000h	100FFFh


Block	Sector	Address range	
15	255	0FF000h	0FFFFFFh
	240	0F0000h	0F0FFFh
14	239	0EF000h	0EFFFFh
	224	0E0000h	0E0FFFh
13	223	0DF000h	0DFFFFh
	208	0D0000h	0D0FFFh
12	207	0CF000h	0CFFFFh
	192	0C0000h	0C0FFFh
11	191	0BF000h	0BFFFFh
	176	0B0000h	0B0FFFh
10	175	0AF000h	0AFFFFh
	160	0A0000h	0A0FFFh
9	159	09F000h	09FFFFh
	144	090000h	090FFFh
8	143	08F000h	08FFFFh
	128	080000h	080FFFh
7	127	07F000h	07FFFFh
	112	070000h	070FFFh
6	111	06F000h	06FFFFh
	96	060000h	060FFFh
5	95	05F000h	05FFFFh
	80	050000h	050FFFh
4	79	04F000h	04FFFFh
	64	040000h	040FFFh
3	63	03F000h	03FFFFh
	48	030000h	030FFFh
2	47	02F000h	02FFFFh
	32	020000h	020FFFh
1	31	01F000h	01FFFFh
	16	010000h	010FFFh
0	15	00F000h	00FFFFh
	4	004000h	004FFFh
	3	003000h	003FFFh
	2	002000h	002FFFh
	1	001000h	001FFFh
0	000000h	000FFFh	

OPERATING FEATURES

Standard SPI Modes

The EN25Q64 is accessed through a SPI compatible bus consisting of four signals: Serial Clock (CLK), Chip Select (CS#), Serial Data Input (DI) and Serial Data Output (DO). Both SPI bus operation Modes 0 (0,0) and 3 (1,1) are supported. The primary difference between Mode 0 and Mode 3, as shown in Figure 3, concerns the normal state of the CLK signal when the SPI bus master is in standby and data is not being transferred to the Serial Flash. For Mode 0 the CLK signal is normally low. For Mode 3 the CLK signal is normally high. In either case data input on the DI pin is sampled on the rising edge of the CLK. CLK. Data output on the DO pin is clocked out on the falling edge of CLK.

Figure 3. SPI Modes




Dual SPI Instruction

The EN25Q64 supports Dual SPI operation when using the “ Dual Output Fast Read and Dual I/O Fast Read ” (3Bh and BBh) instructions. These instructions allow data to be transferred to or from the Serial Flash memory at two to three times the rate possible with the standard SPI. The Dual Read instructions are ideal for quickly downloading code from Flash to RAM upon power-up (code-shadowing) or for application that cache code-segments to RAM for execution. The Dual output feature simply allows the SPI input pin to also serve as an output during this instruction. When using Dual SPI instructions the DI and DO pins become bidirectional I/O pins; DQ₀ and DQ₁. All other operations use the standard SPI interface with single output signal.

Quad SPI Instruction

The EN25Q64 supports Quad output operation when using the Quad I/O Fast Read (EBh). This instruction allows data to be transferred to or from the Serial Flash memory at four to six times the rate possible with the standard SPI. The Quad Read instruction offer a significant improvement in continuous and random access transfer rates allowing fast code-shadowing to RAM or for application that cache code-segments to RAM for execution. The EN25Q64 also supports full Quad Mode function while using the Enable Quad I/O (EQIO) (38h). When using Quad SPI instruction the DI and DO pins become bidirectional I/O pins; DQ₀ and DQ₁, and the WP# and NC pins become DQ₂ and DQ₃ respectively.

Figure 4. Quad SPI Modes


Page Programming

To program one data byte, two instructions are required: Write Enable (WREN), which is one byte, and a Page Program (PP) sequence, which consists of four bytes plus data. This is followed by the internal Program cycle (of duration t_{PP}).

To spread this overhead, the Page Program (PP) instruction allows up to 256 bytes to be programmed at a time (changing bits from 1 to 0) provided that they lie in consecutive addresses on the same page of memory.

Sector Erase, Block Erase and Chip Erase

The Page Program (PP) instruction allows bits to be reset from 1 to 0. Before this can be applied, the bytes of memory need to have been erased to all 1s (FFh). This can be achieved a sector at a time, using the Sector Erase (SE) instruction, a block at a time using the Block Erase (BE) instruction or throughout the entire memory, using the Chip Erase (CE) instruction. This starts an internal Erase cycle (of duration t_{SE} , t_{BE} or t_{CE}). The Erase instruction must be preceded by a Write Enable (WREN) instruction.

Polling During a Write, Program or Erase Cycle

A further improvement in the time to Write Status Register (WRSR), Program (PP) or Erase (SE, BE or CE) can be achieved by not waiting for the worst case delay (t_W , t_{PP} , t_{SE} , t_{BE} or t_{CE}). The Write In Progress (WIP) bit is provided in the Status Register so that the application program can monitor its value, polling it to establish when the previous Write cycle, Program cycle or Erase cycle is complete.

Active Power, Stand-by Power and Deep Power-Down Modes

When Chip Select (CS#) is Low, the device is enabled, and in the Active Power mode. When Chip Select (CS#) is High, the device is disabled, but could remain in the Active Power mode until all internal cycles have completed (Program, Erase, Write Status Register). The device then goes into the Stand-by Power mode. The device consumption drops to I_{CC1} .

The Deep Power-down mode is entered when the specific instruction (the Enter Deep Power-down Mode (DP) instruction) is executed. The device consumption drops further to I_{CC2} . The device remains in this mode until another specific instruction (the Release from Deep Power-down Mode and Read Device ID (RDI) instruction) is executed.

All other instructions are ignored while the device is in the Deep Power-down mode. This can be used as an extra software protection mechanism, when the device is not in active use, to protect the device from inadvertent Write, Program or Erase instructions.



Status Register

The Status Register contain a number of status and control bits that can be read or set (as appropriate) by specific instructions.

WIP bit. The Write In Progress (WIP) bit indicates whether the memory is busy with a Write Status Register, Program or Erase cycle.

WEL bit. The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch.

BP3, BP2, BP1, BP0 bits. The Block Protect (BP3, BP2, BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase instructions.

WPDIS bit. The Write Protect disable (WPDIS) bit, non-volatile bit, when it is reset to “0” (factory default) to enable WP# function or is set to “1” to disable WP# function (can be floating during SPI mode.)

SRP bit / OTP_LOCK bit The Status Register Protect (SRP) bit operates in conjunction with the Write Protect (WP#) signal. The Status Register Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected mode. In this mode, the non-volatile bits of the Status Register (SRP, BP3, BP2, BP1, BP0) become read-only bits.

In OTP mode, this bit serves as OTP_LOCK bit, user can read/program/erase OTP sector as normal sector while OTP_LOCK bit value is equal 0, after OTP_LOCK bit is programmed with 1 by WRSR command, the OTP sector is protected from program and erase operation. The OTP_LOCK bit can only be programmed once.

Note : In OTP mode, the WRSR command will ignore any input data and program OTP_LOCK bit to 1, user must clear the protect bits before entering OTP mode and program the OTP code, then execute WRSR command to lock the OTP sector before leaving OTP mode.

Write Protection

Applications that use non-volatile memory must take into consideration the possibility of noise and other adverse system conditions that may compromise data integrity. To address this concern the EN25Q64 provides the following data protection mechanisms:

- Power-On Reset and an internal timer (t_{PUW}) can provide protection against inadvertent changes while the power supply is outside the operating specification.
- Program, Erase and Write Status Register instructions are checked that they consist of a number of clock pulses that is a multiple of eight, before they are accepted for execution.
- All instructions that modify data must be preceded by a Write Enable (WREN) instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state by the following events:
 - Power-up
 - Write Disable (WRDI) instruction completion or Write Status Register (WRSR) instruction completion or Page Program (PP) instruction completion or Sector Erase (SE) instruction completion or Block Erase (BE) instruction completion or Chip Erase (CE) instruction completion
- The Block Protect (BP3, BP2, BP1, BP0) bits allow part of the memory to be configured as read-only. This is the Software Protected Mode (SPM).
- The Write Protect (WP#) signal allows the Block Protect (BP3, BP2, BP1, BP0) bits and Status Register Protect (SRP) bit to be protected. This is the Hardware Protected Mode (HPM).
- In addition to the low power consumption feature, the Deep Power-down mode offers extra software protection from inadvertent Write, Program and Erase instructions, as all instructions are ignored except one particular instruction (the Release from Deep Power-down instruction).



Table 3. Protected Area Sizes Sector Organization

Status Register Content				Memory Content			
BP3 Bit	BP2 Bit	BP1 Bit	BP0 Bit	Protect Areas	Addresses	Density(KB)	Portion
0	0	0	0	None	None	None	None
0	0	0	1	Block 0 to 126	000000h-7EFFFFh	8128KB	Lower 127/128
0	0	1	0	Block 0 to 125	000000h-7DFFFFh	8064KB	Lower 126/128
0	0	1	1	Block 0 to 123	000000h-7BFFFFh	7936KB	Lower 124/128
0	1	0	0	Block 0 to 119	000000h-77FFFFh	7680KB	Lower 120/128
0	1	0	1	Block 0 to 111	000000h-6FFFFFFh	7168KB	Lower 112/128
0	1	1	0	Block 0 to 95	000000h-5FFFFFFh	6144KB	Lower 96/128
0	1	1	1	All	000000h-7FFFFFFh	8192KB	All
1	0	0	0	None	None	None	None
1	0	0	1	Block 127 to 1	7FFFFFFh-010000h	8128KB	Upper 127/128
1	0	1	0	Block 127 to 2	7FFFFFFh-020000h	8064KB	Upper 126/128
1	0	1	1	Block 127 to 4	7FFFFFFh-040000h	7936KB	Upper 124/128
1	1	0	0	Block 127 to 8	7FFFFFFh-080000h	7680KB	Upper 120/128
1	1	0	1	Block 127 to 16	7FFFFFFh-100000h	7168KB	Upper 112/128
1	1	1	0	Block 127 to 32	7FFFFFFh-200000h	6144KB	Upper 96/128
1	1	1	1	All	7FFFFFFh-000000h	8192KB	All

INSTRUCTIONS

All instructions, addresses and data are shifted in and out of the device, most significant bit first. Serial Data Input (DI) is sampled on the first rising edge of Serial Clock (CLK) after Chip Select (CS#) is driven Low. Then, the one-byte instruction code must be shifted in to the device, most significant bit first, on Serial Data Input (DI), each bit being latched on the rising edges of Serial Clock (CLK).

The instruction set is listed in Table 4. Every instruction sequence starts with a one-byte instruction code. Depending on the instruction, this might be followed by address bytes, or by data bytes, or by both or none. Chip Select (CS#) must be driven High after the last bit of the instruction sequence has been shifted in. In the case of a Read Data Bytes (READ), Read Data Bytes at Higher Speed (Fast_Read), Dual Output Fast Read (3Bh), Dual I/O Fast Read (BBh), Quad Input/Output FAST_READ (EBh), Read Status Register (RDSR) or Release from Deep Power-down, and Read Device ID (RDI) instruction, the shifted-in instruction sequence is followed by a data-out sequence. Chip Select (CS#) can be driven High after any bit of the data-out sequence is being shifted out.

In the case of a Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR), Write Enable (WREN), Write Disable (WRDI) or Deep Power-down (DP) instruction, Chip Select (CS#) must be driven High exactly at a byte boundary, otherwise the instruction is rejected, and is not executed. That is, Chip Select (CS#) must be driven High when the number of clock pulses after Chip Select (CS#) being driven Low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

In the case of multi-byte commands of Page Program (PP), and Release from Deep Power Down (RES) minimum number of bytes specified has to be given, without which, the command will be ignored.

In the case of Page Program, if the number of byte after the command is less than 4 (at least 1 data byte), it will be ignored too. In the case of SE and BE, exact 24-bit address is a must, any less or more will cause the command to be ignored.

All attempts to access the memory array during a Write Status Register cycle, Program cycle or Erase cycle are ignored, and the internal Write Status Register cycle, Program cycle or Erase cycle continues unaffected.



Table 4A. Instruction Set

Instruction Name	Byte 1 Code	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
EQIO	38h						
RSTQIO ⁽²⁾	FFh						
Write Enable	06h						
RSTEN	66h						
RST ⁽¹⁾	99h						
Write Disable / Exit OTP mode	04h						
Read Status Register	05h	(S7-S0) ⁽³⁾					continuous ⁽⁴⁾
Write Status Register	01h	S7-S0					
Page Program	02h	A23-A16	A15-A8	A7-A0	D7-D0	Next byte	continuous
Sector Erase / OTP erase	20h	A23-A16	A15-A8	A7-A0			
Block Erase	D8h	A23-A16	A15-A8	A7-A0			
Chip Erase	C7h/ 60h						
Deep Power-down	B9h						
Release from Deep Power-down, and read Device ID	ABh	dummy	dummy	dummy	(ID7-ID0)		(5)
Release from Deep Power-down							
Manufacturer/ Device ID	90h	dummy	dummy	00h	(M7-M0)	(ID7-ID0)	(6)
				01h	(ID7-ID0)	(M7-M0)	
Read Identification	9Fh	(M7-M0)	(ID15-ID8)	(ID7-ID0)	(7)		
Enter OTP mode	3Ah						

Notes:

1. RST command only executed if RSTEN command is executed first. Any intervening command will disable Reset.
2. Device accepts eight-clocks command in Standard SPI mode, or two-clocks command in Quad SPI mode
3. Data bytes are shifted with Most Significant Bit first. Byte fields with data in parenthesis “()” indicate data being read from the device on the DO pin
4. The Status Register contents will repeat continuously until CS# terminate the instruction
5. The Device ID will repeat continuously until CS# terminates the instruction
6. The Manufacturer ID and Device ID bytes will repeat continuously until CS# terminates the instruction.
00h on Byte 4 starts with MID and alternate with DID, 01h on Byte 4 starts with DID and alternate with MID
7. (M7-M0) : Manufacturer, (ID15-ID8) : Memory Type, (ID7-ID0) : Memory Capacity



Table 4B. Instruction Set (Read Instruction)

Instruction Name	Byte 1 Code	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
Read Data	03h	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next byte)	continuous
Fast Read	0Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(Next Byte) continuous
Dual Output Fast Read	3Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0, ...) ⁽¹⁾	(one byte per 4 clocks, continuous)
Dual I/O Fast Read	BBh	A23-A8 ⁽²⁾	A7-A0, dummy ⁽²⁾	(D7-D0, ...) ⁽¹⁾			(one byte per 4 clocks, continuous)
Quad I/O Fast Read	EBh	A23-A0, dummy ⁽⁴⁾	(dummy, D7-D0) ⁽⁵⁾	(D7-D0, ...) ⁽³⁾			(one byte per 2 clocks, continuous)

Notes:

1. Dual Output data

DQ₀ = (D6, D4, D2, D0)DQ₁ = (D7, D5, D3, D1)

2. Dual Input Address

DQ₀ = A22, A20, A18, A16, A14, A12, A10, A8 ; A6, A4, A2, A0, dummy 6, dummy 4, dummy 2, dummy 0DQ₁ = A23, A21, A19, A17, A15, A13, A11, A9 ; A7, A5, A3, A1, dummy 7, dummy 5, dummy 3, dummy 1

3. Quad Data

DQ₀ = (D4, D0,)DQ₁ = (D5, D1,)DQ₂ = (D6, D2,)DQ₃ = (D7, D3,)

4. Quad Input Address

DQ₀ = A20, A16, A12, A8, A4, A0, dummy 4, dummy 0DQ₁ = A21, A17, A13, A9, A5, A1, dummy 5, dummy 1DQ₂ = A22, A18, A14, A10, A6, A2, dummy 6, dummy 2DQ₃ = A23, A19, A15, A11, A7, A3, dummy 7, dummy 3

5. Quad I/O Fast Read Data


DQ₀ = (dummy 12, dummy 8, dummy 4, dummy 0, D4, D0)DQ₁ = (dummy 13, dummy 9, dummy 5, dummy 1, D5, D1)DQ₂ = (dummy 14, dummy 10, dummy 6, dummy 2, D6, D2)DQ₃ = (dummy 15, dummy 11, dummy 7, dummy 3, D7, D3)

Table 5. Manufacturer and Device Identification

OP Code	(M7-M0)	(ID15-ID0)	(ID7-ID0)
ABh			16h
90h	1Ch		16h
9Fh	1Ch	3017h	

Enable Quad I/O (EQIO) (38h)

The Enable Quad I/O (EQIO) instruction will enable the flash device for Quad SPI bus operation. Upon completion of the instruction, all instructions thereafter will be 4-bit multiplexed input/output until a power cycle or “Reset Quad I/O instruction” instruction, as shown in Figure 5. The device did not support the Read Data Bytes (READ) (03h), Dual Output Fast Read (3Bh) and Dual Input/Output FAST_READ (BBh) modes while the Enable Quad I/O (EQIO) (38h) turns on.


Figure 5. Enable Quad I/O Sequence Diagram
Reset Quad I/O (RSTQIO) (FFh)

The Reset Quad I/O instruction resets the device to 1-bit Standard SPI operation. To execute a Reset Quad I/O operation, the host drives CS# low, sends the Reset Quad I/O command cycle (FFh) then, drives CS# high. This command can't be used in Standard SPI mode.

Reset-Enable (RSTEN) (66h) and Reset (RST) (99h)

The Reset operation is used as a system (software) reset that puts the device in normal operating Ready mode. This operation consists of two commands: Reset-Enable (RSTEN) and Reset (RST).

To reset the EN25Q64 the host drives CS# low, sends the Reset-Enable command (66h), and drives CS# high. Next, the host drives CS# low again, sends the Reset command (99h), and drives CS# high. The Reset operation requires the Reset-Enable command followed by the Reset command. Any command other than the Reset command after the Reset-Enable command will disable the Reset-Enable.

A successful command execution will reset the Status register to data = 00h, see Figure 6 for SPI Mode and Figure 6.1 for Quad Mode. A device reset during an active Program or Erase operation aborts the operation, which can cause the data of the targeted address range to be corrupted or lost. Depending on the prior operation, the reset timing may vary. Recovery from a Write operation requires more software latency time (t_{SR}) than recovery from other operations.




Figure 6. Reset-Enable and Reset Sequence Diagram





Figure 6.1 . Reset-Enable and Reset Sequence Diagram under EQIO Mode

Software Reset Flow

Note:

1. Reset-Enable (RSTEN) (66h) and Reset (RST) (99h) commands need to match initial SPI or EQIO (quad) mode.
2. Continue (Enhance) EB mode need to use quad Reset-Enable (RSTEN) (66h) and quad Reset (RST) (99h) commands.
3. If user is not sure it is in SPI or Quad mode, we suggest to execute sequence as follows:
Quad Reset-Enable (RSTEN) (66h) -> Quad Reset (RST) (99h) -> SPI Reset-Enable (RSTEN) (66h)
-> SPI Reset (RST) (99h) to reset.
4. The reset command could be executed during embedded program and erase process, EQIO mode and Continue EB mode to back to SPI mode.
5. The Status Register Bit will reset to default value after reset done.
6. If user reset device during erase, the embedded reset cycle software reset latency will take about 28us in worst case.

Write Enable (WREN) (06h)

The Write Enable (WREN) instruction (Figure 7) sets the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE) and Write Status Register (WRSR) instruction.

The Write Enable (WREN) instruction is entered by driving Chip Select (CS#) Low, sending the instruction code, and then driving Chip Select (CS#) High.

The instruction sequence is shown in Figure 8.1 while using the Enable Quad I/O (EQIO) (38h) command.




Figure 7. Write Enable Instruction Sequence Diagram

Write Disable (WRDI) (04h)

The Write Disable instruction (Figure 8) resets the Write Enable Latch (WEL) bit in the Status Register to a 0 or exit from OTP mode to normal mode. The Write Disable instruction is entered by driving Chip Select (CS#) low, shifting the instruction code "04h" into the DI pin and then driving Chip Select (CS#) high. Note that the WEL bit is automatically reset after Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase (BE) and Chip Erase instructions.

The instruction sequence is shown in Figure 8.1 while using the Enable Quad I/O (EQIO) (38h) command.




Figure 8. Write Disable Instruction Sequence Diagram




Figure 8.1 Write Enable/Disable Instruction Sequence under EQIO Mode

Read Status Register (RDSR) (05h)

The Read Status Register (RDSR) instruction allows the Status Register to be read. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new instruction to the device. It is also possible to read the Status Register continuously, as shown in Figure 9.

The instruction sequence is shown in Figure 9.1 while using the Enable Quad I/O (EQIO) (38h) command.





Figure 9. Read Status Register Instruction Sequence Diagram


Figure 9.1 Read Status Register Instruction Sequence under EQIO Mode
Table 6. Status Register Bit Locations

S7		S6	S5	S4	S3	S2	S1	S0
SRP Status Register Protect	OTP_LOCK bit (note 1)	WPDIS (WP# disable)	BP3 (Block Protected bits)	BP2 (Block Protected bits)	BP1 (Block Protected bits)	BP0 (Block Protected bits)	WEL (Write Enable Latch)	WIP (Write In Progress bit) (Note 3)
1 = status register write disable	1 = OTP sector is protected	1 = WP# disable 0 = WP# enable	(note 2)	(note 2)	(note 2)	(note 2)	1 = write enable 0 = not write enable	1 = write operation 0 = not in write operation
Non-volatile bit		Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	volatile bit	volatile bit

Note

1. In OTP mode, SRP bit is served as OTP_LOCK bit.
2. See the table "Protected Area Sizes Sector Organization".

The status and control bits of the Status Register are as follows:

WIP bit. The Write In Progress (WIP) bit indicates whether the memory is busy with a Write Status Register, Program or Erase cycle. When set to 1, such a cycle is in progress, when reset to 0 no such cycle is in progress.

WEL bit. The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase instruction is accepted.

BP3, BP2, BP1, BP0 bits. The Block Protect (BP3, BP2, BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase instructions. These bits are written with the Write Status Register (WRSR) instruction. When one or both of the Block Protect (BP3, BP2, BP1, BP0) bits is set to 1, the relevant memory area (as defined in Table 3.) becomes protected against Page Program (PP) Sector Erase (SE) and , Block Erase (BE), instructions. The Block Protect (BP3, BP2, BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) instruction is executed if, and only if, all Block Protect (BP3, BP2, BP1, BP0) bits are 0.



WPDIS bit. The Write Protect disable (WPDIS) bit, non-volatile bit, when it is reset to “0” (factory default) to enable WP# function or is set to “1” to disable WP# function (can be floating during SPI mode.)

SRP bit / OTP_LOCK bit. The Status Register Protect (SRP) bit operates in conjunction with the Write Protect (WP#) signal. The Status Register Write Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected mode (when the Status Register Protect (SRP) bit is set to 1, and Write Protect (WP#) is driven Low). In this mode, the non-volatile bits of the Status Register (SRP, BP3, BP2, BP1, BP0) become read-only bits and the Write Status Register (WRSR) instruction is no longer accepted for execution.

In OTP mode, this bit serves as OTP_LOCK bit, user can read/program/erase OTP sector as normal sector while OTP_LOCK bit value is equal 0, after OTP_LOCK bit is programmed with 1 by WRSR command, the OTP sector is protected from program and erase operation. The OTP_LOCK bit can only be programmed once.

Note : In OTP mode, the WRSR command will ignore any input data and program OTP_LOCK bit to 1, user must clear the protect bits before enter OTP mode and program the OTP code, then execute WRSR command to lock the OTP sector before leaving OTP mode.

Write Status Register (WRSR) (01h)

The Write Status Register (WRSR) instruction allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded and executed, the device sets the Write Enable Latch (WEL).



The Write Status Register (WRSR) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code and the data byte on Serial Data Input (DI).

The instruction sequence is shown in Figure 10. The Write Status Register (WRSR) instruction has no effect on S1 and S0 of the Status Register. Chip Select (CS#) must be driven High after the eighth bit of the data byte has been latched in. If not, the Write Status Register (WRSR) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Write Status Register cycle (whose duration is t_w) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) instruction allows the user to change the values of the Block Protect (BP3, BP2, BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table 3. The Write Status Register (WRSR) instruction also allows the user to set or reset the Status Register Protect (SRP) bit in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode (HPM). The Write Status Register (WRSR) instruction is not executed once the Hardware Protected Mode (HPM) is entered.

The instruction sequence is shown in Figure 10.1 while using the Enable Quad I/O (EQIO) (38h) command.

NOTE : In the OTP mode, WRSR command will ignore input data and program OTP_LOCK bit to 1.


Figure 10. Write Status Register Instruction Sequence Diagram

Figure 10.1 Write Status Register Instruction Sequence under EQIO Mode

Read Data Bytes (READ) (03h)

The device is first selected by driving Chip Select (CS#) Low. The instruction code for the Read Data Bytes (READ) instruction is followed by a 3-byte address (A23-A0), each bit being latched-in during the rising edge of Serial Clock (CLK). Then the memory contents, at that address, is shifted out on Serial Data Output (DO), each bit being shifted out, at a maximum frequency f_R , during the falling edge of Serial Clock (CLK).

The instruction sequence is shown in Figure 11. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The Read Data Bytes (READ) instruction is terminated by driving Chip Select (CS#) High. Chip Select (CS#) can be driven High at any time during data output. Any Read Data Bytes (READ) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 11. Read Data Instruction Sequence Diagram



Read Data Bytes at Higher Speed (FAST_READ) (0Bh)

The device is first selected by driving Chip Select (CS#) Low. The instruction code for the Read Data Bytes at Higher Speed (FAST_READ) instruction is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of Serial Clock (CLK). Then the memory contents, at that address, is shifted out on Serial Data Output (DO), each bit being shifted out, at a maximum frequency F_R , during the falling edge of Serial Clock (CLK).

The instruction sequence is shown in Figure 12. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes at Higher Speed (FAST_READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The Read Data Bytes at Higher Speed (FAST_READ) instruction is terminated by driving Chip Select (CS#) High. Chip Select (CS#) can be driven High at any time during data output. Any Read Data Bytes at Higher Speed (FAST_READ) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

The instruction sequence is shown in Figure 12.1 while using the Enable Quad I/O (EQIO) (38h) command.


Figure 12. Fast Read Instruction Sequence Diagram

Figure 12.1 Fast Read Instruction Sequence under EQIO Mode

Dual Output Fast Read (3Bh)

The Dual Output Fast Read (3Bh) is similar to the standard Fast Read (0Bh) instruction except that data is output on two pins, DQ₀ and DQ₁, instead of just DQ₀. This allows data to be transferred from the EN25Q64 at twice the rate of standard SPI devices. The Dual Output Fast Read instruction is ideal for quickly downloading code from RAM upon power-up or for applications that cache code-segments to RAM for execution.

Similar to the Fast Read instruction, the Dual Output Fast Read instruction can operate at the highest possible frequency of FR (see AC Electrical Characteristics). This is accomplished by adding eight “dummy clocks after the 24-bit address as shown in Figure 13. The dummy clocks allow the device’s internal circuits additional time for setting up the initial address. The input data during the dummy clock is “don’t care”. However, the DI pin should be high-impedance prior to the falling edge of the first data out clock.




Figure 13. Dual Output Fast Read Instruction Sequence Diagram

Dual Input / Output FAST_READ (BBh)

The Dual I/O Fast Read (BBh) instruction allows for improved random access while maintaining two IO pins, DQ₀ and DQ₁. It is similar to the Dual Output Fast Read (3Bh) instruction but with the capability to input the Address bits (A23-0) two bits per clock. This reduced instruction overhead may allow for code execution (XIP) directly from the Dual SPI in some applications.

The Dual I/O Fast Read instruction enable double throughput of Serial Flash in read mode. The address is latched on rising edge of CLK, and data of every two bits (interleave 2 I/O pins) shift out on the falling edge of CLK at a maximum frequency. The first address can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single Dual I/O Fast Read instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing Dual I/O Fast Read instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit, as shown in Figure 14.




Figure 14. Dual Input / Output Fast Read Instruction Sequence Diagram

Quad Input / Output FAST_READ (EBh)

The Quad Input/Output FAST_READ (EBh) instruction is similar to the Dual I/O Fast Read (BBh) instruction except that address and data bits are input and output through four pins. DQ₀, DQ₁, DQ₂ and DQ₃ and four Dummy clocks are required prior to the data output. The Quad I/O dramatically reduces instruction overhead allowing faster random access for code execution (XIP) directly from the Quad SPI.

The Quad Input/Output FAST_READ (EBh) instruction enable quad throughput of Serial Flash in read mode. The address is latching on rising edge of CLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of CLK at a maximum frequency F_R . The first address can be any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single Quad Input/Output FAST_READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once

writing Quad Input/Output FAST_READ instruction, the following address/dummy/data out will perform as 4-bit instead of previous 1-bit.

The sequence of issuing Quad Input/Output FAST_READ (EBh) instruction is: CS# goes low -> sending Quad Input/Output FAST_READ (EBh) instruction -> 24-bit address interleave on DQ₃, DQ₂, DQ₁ and DQ₀ -> 6 dummy clocks -> data out interleave on DQ₃, DQ₂, DQ₁ and DQ₀ -> to end Quad Input/Output FAST_READ (EBh) operation can use CS# to high at any time during data out, as shown in Figure 15.

The instruction sequence is shown in Figure 15.1 while using the Enable Quad I/O (EQIO) (38h) command.




Figure 15. Quad Input / Output Fast Read Instruction Sequence Diagram




Figure 15.1. Quad Input / Output Fast Read Instruction Sequence under EQIO Mode





Another sequence of issuing Quad Input/Output FAST_READ (EBh) instruction especially useful in random access is : CS# goes low -> sending Quad Input/Output FAST_READ (EBh) instruction -> 24-bit address interleave on DQ₃, DQ₂, DQ₁ and DQ₀ -> performance enhance toggling bit P[7:0] -> 4 dummy clocks -> data out interleave on DQ₃, DQ₂, DQ₁ and DQ₀ till CS# goes high -> CS# goes low (reduce Quad Input/Output FAST_READ (EBh) instruction) -> 24-bit random access address, as shown in Figure 16.

In the performance – enhancing mode, P[7:4] must be toggling with P[3:0] ; likewise P[7:0] = A5h, 5Ah, F0h or 0Fh can make this mode continue and reduce the next Quad Input/Output FAST_READ (EBh) instruction. Once P[7:4] is no longer toggling with P[3:0] ; likewise P[7:0] = FFh, 00h, AAh or 55h. And afterwards CS# is raised, the system then will escape from performance enhance mode and return to normal operation.

While Program/ Erase/ Write Status Register is in progress, Quad Input/Output FAST_READ (EBh) instruction is rejected without impact on the Program/ Erase/ Write Status Register current cycle.

The instruction sequence is shown in Figure 16.1 while using the Enable Quad I/O (EQIO) (38h) command.


Figure 16. Quad Input/Output Fast Read Enhance Performance Mode Sequence Diagram


Figure 16.1 Quad Input/Output Fast Read Enhance Performance Mode Sequence under EQIO Mode

Page Program (PP) (02h)

The Page Program (PP) instruction allows bytes to be programmed in the memory. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Page Program (PP) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, three address bytes and at least one data byte on Serial Data Input (DI). If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 17. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 Data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page.

Chip Select (CS#) must be driven High after the eighth bit of the last data byte has been latched in, otherwise the Page Program (PP) instruction is not executed.

As soon as Chip Select (CS#) is driven High, the self-timed Page Program cycle (whose duration is t_{pp}) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) instruction applied to a page which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table 3) is not executed.

The instruction sequence is shown in Figure 17.1 while using the Enable Quad I/O (EQIO) (38h) command.




Figure 17. Page Program Instruction Sequence Diagram




Figure 17.1 Program Instruction Sequence under EQIO Mode

Sector Erase (SE) (20h)

The Sector Erase (SE) instruction sets to 1 (FFh) all bits inside the chosen sector. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Sector Erase (SE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, and three address bytes on Serial Data Input (DI). Any address inside the Sector (see Table 2) is a valid address for the Sector Erase (SE) instruction. Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 18. Chip Select (CS#) must be driven High after the eighth bit of the last address byte has been latched in, otherwise the Sector Erase (SE) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Sector Erase cycle (whose duration is t_{SE}) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Sector Erase (SE) instruction applied to a sector which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table 3) is not executed.

The instruction sequence is shown in Figure 19.1 while using the Enable Quad I/O (EQIO) (38h) command.




Figure 18. Sector Erase Instruction Sequence Diagram

Block Erase (BE) (D8h)



The Block Erase (BE) instruction sets to 1 (FFh) all bits inside the chosen block. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Block Erase (BE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, and three address bytes on Serial Data Input (DI). Any address inside the Block (see Table 2) is a valid address for the Block Erase (BE) instruction. Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 19. Chip Select (CS#) must be driven High after the eighth bit of the last address byte has been latched in, otherwise the Block Erase (BE) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Block Erase cycle (whose duration is t_{BE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Block Erase (BE) instruction applied to a block which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table 3) is not executed.

The instruction sequence is shown in Figure 19.1 while using the Enable Quad I/O (EQIO) (38h) command.


Figure 19. Block Erase Instruction Sequence Diagram

Figure 19.1 Block/Sector Erase Instruction Sequence under EQIO Mode

Chip Erase (CE) (C7h/60h)

The Chip Erase (CE) instruction sets all bits to 1 (FFh). Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Chip Erase (CE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code on Serial Data Input (DI). Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 20. Chip Select (CS#) must be driven High after the eighth bit of the instruction code has been latched in, otherwise the Chip Erase instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Chip Erase cycle (whose duration is t_{CE}) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

The Chip Erase (CE) instruction is executed only if all Block Protect (BP3, BP2, BP1, BP0) bits are 0. The Chip Erase (CE) instruction is ignored if one, or more blocks are protected.

The instruction sequence is shown in Figure 20.1 while using the Enable Quad I/O (EQIO) (38h) command.




Figure 20. Chip Erase Instruction Sequence Diagram




Figure 20.1 Chip Erase Sequence under EQIO Mode

Deep Power-down (DP) (B9h)

Executing the Deep Power-down (DP) instruction is the only way to put the device in the lowest consumption mode (the Deep Power-down mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase instructions.

Driving Chip Select (CS#) High deselects the device, and puts the device in the Standby mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-down mode. The Deep Power-down mode can only be entered by executing the Deep Power-down (DP) instruction, to reduce the standby current (from I_{CC1} to I_{CC2} , as specified in Table 9.)

Once the device has entered the Deep Power-down mode, all instructions are ignored except the Release from Deep Power-down and Read Device ID (RDI) instruction. This releases the device from this mode. The Release from Deep Power-down and Read Device ID (RDI) instruction also allows the Device ID of the device to be output on Serial Data Output (DO).

The Deep Power-down mode automatically stops at Power-down, and the device always Powers-up in the Standby mode. The Deep Power-down (DP) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code on Serial Data Input (DI). Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 21. Chip Select (CS#) must be driven High after the eighth bit of the instruction code has been latched in, otherwise the Deep Power-down (DP) instruction is not executed. As soon as Chip Select (CS#) is driven High, it requires a delay of t_{DP} before the supply current is reduced to I_{CC2} and the Deep Power-down mode is entered.

Any Deep Power-down (DP) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 21. Deep Power-down Instruction Sequence Diagram

Release from Deep Power-down and Read Device ID (RDI)

Once the device has entered the Deep Power-down mode, all instructions are ignored except the Release from Deep Power-down and Read Device ID (RDI) instruction. Executing this instruction takes the device out of the Deep Power-down mode.

Please note that this is not the same as, or even a subset of, the JEDEC 16-bit Electronic Signature that is read by the Read Identifier (RDID) instruction. The old-style Electronic Signature is supported for reasons of backward compatibility, only, and should not be used for new designs. New designs should, instead, make use of the JEDEC 16-bit Electronic Signature, and the Read Identifier (RDID) instruction.



When used only to release the device from the power-down state, the instruction is issued by driving the CS# pin low, shifting the instruction code “ABh” and driving CS# high as shown in Figure 22. After the time duration of t_{RES1} (See AC Characteristics) the device will resume normal operation and other instructions will be accepted. The CS# pin must remain high during the t_{RES1} time duration.

When used only to obtain the Device ID while not in the power-down state, the instruction is initiated by driving the CS# pin low and shifting the instruction code “ABh” followed by 3-dummy bytes. The Device ID bits are then shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 23. The Device ID value for the EN25Q64 are listed in Table 5. The Device ID can be read continuously. The instruction is completed by driving CS# high.

When Chip Select (CS#) is driven High, the device is put in the Stand-by Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Standby Power mode is delayed by t_{RES2} , and Chip Select (CS#) must remain High for at least t_{RES2} (max), as specified in Table 11. Once in the Stand-by Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

Except while an Erase, Program or Write Status Register cycle is in progress, the Release from Deep Power-down and Read Device ID (RDI) instruction always provides access to the 8bit Device ID of the device, and can be applied even if the Deep Power-down mode has not been entered.

Any Release from Deep Power-down and Read Device ID (RDI) instruction while an Erase, Program or Write Status Register cycle is in progress, is not decoded, and has no effect on the cycle that is in progress.




Figure 22. Release Power-down Instruction Sequence Diagram

Figure 23. Release Power-down / Device ID Instruction Sequence Diagram

Read Manufacturer / Device ID (90h)

The Read Manufacturer/Device ID instruction is an alternative to the Release from Power-down / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID.

The Read Manufacturer/Device ID instruction is very similar to the Release from Power-down / Device ID instruction. The instruction is initiated by driving the CS# pin low and shifting the instruction code "90h" followed by a 24-bit address (A23-A0) of 000000h. After which, the Manufacturer ID for Eon (1Ch) and the Device ID are shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 24. The Device ID values for the EN25Q64 are listed in Table 5. If the 24-bit address is initially set to 000001h the Device ID will be read first

The instruction sequence is shown in Figure 24.1 while using the Enable Quad I/O (EQIO) (38h) command.


Figure 24. Read Manufacturer / Device ID Diagram

Figure 24.1. Read Manufacturer / Device ID Diagram under EQIO Mode

Read Identification (RDID) (9Fh)

The Read Identification (RDID) instruction allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte.

Any Read Identification (RDID) instruction while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) instruction should not be issued while the device is in Deep Power down mode.

The device is first selected by driving Chip Select Low. Then, the 8-bit instruction code for the instruction is shifted in. This is followed by the 24-bit device identification, stored in the memory, being shifted out on Serial Data Output, each bit being shifted out during the falling edge of Serial Clock. The instruction sequence is shown in Figure 25. The Read Identification (RDID) instruction is terminated by driving Chip Select High at any time during data output.

When Chip Select is driven High, the device is put in the Standby Power mode. Once in the Standby Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

The instruction sequence is shown in Figure 25.1 while using the Enable Quad I/O (EQIO) (38h) command.




Figure 25. Read Identification (RDID)




Figure 25.1. Read Identification (RDID) under EQIO Mode

Enter OTP Mode (3Ah)

This Flash has an extra 512 bytes OTP sector, user must issue ENTER OTP MODE command to read, program or erase OTP sector. After entering OTP mode, the OTP sector is mapping to sector 2047, **SRP bit** becomes OTP_LOCK bit and can be read with RDSR command. Program / Erase command will be disabled when OTP_LOCK bit is '1'

WRSR command will ignore the input data and program OTP_LOCK bit to 1.

User must clear the protect bits before enter OTP mode.

OTP sector can only be program and erase before OTP_LOCK bit is set to '1' and BP [3:0] = '0000'. In OTP mode, user can read other sectors, but program/erase other sectors only allowed when OTP_LOCK bit equal to '0'.

User can use WRDI (04h) command to exit OTP mode.



While in OTP mode, user can use Sector Erase (20h) command only to erase OTP data.


The instruction sequence is shown in Figure 26.1 while using the Enable Quad I/O (EQIO) (38h) command.

Table 7. OTP Sector Address

Sector	Sector Size	Address Range
2047	512 byte	7FF000h – 7FF1FFh

Note: The OTP sector is mapping to sector 2047


Figure 26. Enter OTP Mode

Figure 26.1 Enter OTP Mode Sequence under EQIO Mode

Power-up Timing

Figure 27. Power-up Timing
Table 8. Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min.	Max.	Unit
t _{VSL} ⁽¹⁾	VCC(min) to CS# low	10		μs
t _{PUW} ⁽¹⁾	Time delay to Write instruction	1	10	ms
V _{WI} ⁽¹⁾	Write Inhibit Voltage	1	2.5	V

Note:

1. The parameters are characterized only.
2. VCC (max.) is 3.6V and VCC (min.) is 2.7V

INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).

Table 9. DC Characteristics
 $(T_a = -40^{\circ}\text{C to } 85^{\circ}\text{C}; V_{CC} = 2.7\text{-}3.6\text{V})$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
I_{LI}	Input Leakage Current			± 2	μA
I_{LO}	Output Leakage Current			± 2	μA
I_{CC1}	Standby Current	$CS\# = V_{CC}, V_{IN} = V_{SS} \text{ or } V_{CC}$		20	μA
I_{CC2}	Deep Power-down Current	$CS\# = V_{CC}, V_{IN} = V_{SS} \text{ or } V_{CC}$		20	μA
I_{CC3}	Operating Current (READ)	CLK = $0.1 V_{CC} / 0.9 V_{CC}$ at 104MHz, DQ = open		25	mA
		CLK = $0.1 V_{CC} / 0.9 V_{CC}$ at 80MHz, DQ = open		20	mA
I_{CC4}	Operating Current (PP)	$CS\# = V_{CC}$		28	mA
I_{CC5}	Operating Current (WRSR)	$CS\# = V_{CC}$		18	mA
I_{CC6}	Operating Current (SE)	$CS\# = V_{CC}$		25	mA
I_{CC7}	Operating Current (BE)	$CS\# = V_{CC}$		25	mA
V_{IL}	Input Low Voltage		-0.5	$0.2 V_{CC}$	V
V_{IH}	Input High Voltage		$0.7V_{CC}$	$V_{CC}+0.4$	V
V_{OL}	Output Low Voltage	$I_{OL} = 1.6 \text{ mA}$		0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -100 \mu\text{A}$	$V_{CC}-0.2$		V

Table 10. AC Measurement Conditions

Symbol	Parameter	Min.	Max.	Unit
C_L	Load Capacitance	20/30		pF
	Input Rise and Fall Times		5	ns
	Input Pulse Voltages	$0.2V_{CC}$ to $0.8V_{CC}$		V
	Input Timing Reference Voltages	$0.3V_{CC}$ to $0.7V_{CC}$		V
	Output Timing Reference Voltages	$V_{CC} / 2$		V

Notes:

- $C_L = 20 \text{ pF}$ when CLK = 104MHz, $C_L = 30 \text{ pF}$ when CLK = 80MHz,



Figure 28. AC Measurement I/O Waveform





Table 11. AC Characteristics

($T_a = -40^{\circ}\text{C}$ to 85°C ; $V_{CC} = 2.7\text{-}3.6\text{V}$)

Symbol	Alt	Parameter	Min	Typ	Max	Unit	
F_R	f_C	Serial Clock Frequency for: FAST_READ, PP, SE, BE, DP, RES, WREN, WRDI, WRSR	D.C.		104	MHz	
		Serial Clock Frequency for: RDSR, RDID, Dual Output Fast Read and Quad I/O Fast Read	D.C.		80	MHz	
f_R		Serial Clock Frequency for READ,	D.C.		50	MHz	
t_{CH}^1		Serial Clock High Time	4			ns	
t_{CL}^1		Serial Clock Low Time	4			ns	
t_{CLCH}^2		Serial Clock Rise Time (Slew Rate)	0.1			V / ns	
t_{CHCL}^2		Serial Clock Fall Time (Slew Rate)	0.1			V / ns	
t_{SLCH}	t_{CSS}	CS# Active Setup Time (Relative to CLK)	5			ns	
t_{CHSH}		CS# Active Hold Time (Relative to CLK)	5			ns	
t_{SHCH}		CS# Not Active Setup Time (Relative to CLK)	5			ns	
t_{CHSL}		CS# Not Active Hold Time (Relative to CLK)	5			ns	
t_{SHSL}	t_{CSH}	CS# High Time for read CS# High Time for program/erase	15 50			ns ns	
t_{SHQZ}^2	t_{DIS}	Output Disable Time			6	ns	
t_{CLQX}	t_{HO}	Output Hold Time	0			ns	
t_{DVCH}	t_{DSU}	Data In Setup Time	2			ns	
t_{CHDX}	t_{DH}	Data In Hold Time	5			ns	
t_{CLQV}	t_V	Output Valid from CLK			8	ns	
t_{WHSL}^3		Write Protect Setup Time before CS# Low	20			ns	
t_{SHWL}^3		Write Protect Hold Time after CS# High	100			ns	
t_{DP}^2		CS# High to Deep Power-down Mode			3	μs	
t_{RES1}^2		CS# High to Standby Mode without Electronic Signature read			3	μs	
t_{RES2}^2		CS# High to Standby Mode with Electronic Signature read			1.8	μs	
t_W		Write Status Register Cycle Time		10	15	ms	
t_{PP}		Page Programming Time		1.3	5	ms	
t_{SE}		Sector Erase Time		0.06	0.3	s	
t_{BE}		Block Erase Time		0.3	2	s	
t_{CE}		Chip Erase Time		30	50	s	
	t_{SR}	Software Reset Latency	WIP = write operation			28	μs
			WIP = not in write operation			0	μs

Note: 1. $t_{CH} + t_{CL}$ must be greater than or equal to $1/f_C$
 2. Value guaranteed by characterization, not 100% tested in production.
 3. Only applicable as a constraint for a Write status Register instruction when Status Register Protect Bit is set at 1.


Figure 29. Serial Output Timing

Figure 30. Input Timing

ABSOLUTE MAXIMUM RATINGS

Stresses above the values so mentioned above may cause permanent damage to the device. These values are for a stress rating only and do not imply that the device should be operated at conditions up to or above these values. Exposure of the device to the maximum rating values for extended periods of time may adversely affect the device reliability.

Parameter	Value	Unit
Storage Temperature	-65 to +150	°C
Plastic Packages	-65 to +125	°C
Output Short Circuit Current ¹	200	mA
Input and Output Voltage (with respect to ground) ²	-0.5 to +4.0	V
V _{cc}	-0.5 to +4.0	V

Notes:


- No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.
- Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may undershoot V_{ss} to -1.0V for periods of up to 50ns and to -2.0 V for periods of up to 20ns. See figure below. Maximum DC voltage on output and I/O pins is V_{cc} + 0.5 V. During voltage transitions, outputs may overshoot to V_{cc} + 1.5 V for periods up to 20ns. See figure below.

RECOMMENDED OPERATING RANGES ¹


Parameter	Value	Unit
Ambient Operating Temperature Industrial Devices	-40 to 85	°C
Operating Supply Voltage V _{cc}	Full: 2.7 to 3.6	V

Notes:

- Recommended Operating Ranges define those limits between which the functionality of the device is guaranteed.



Maximum Negative Overshoot Waveform



Maximum Positive Overshoot Waveform

**Table 12. DATA RETENTION and ENDURANCE**


Parameter Description	Test Conditions	Min	Unit
Data Retention Time	150°C	10	Years
	125°C	20	Years
Erase/Program Endurance	-40 to 85 °C	100k	cycles

Table 13. CAPACITANCE

($V_{CC} = 2.7-3.6V$)


Parameter Symbol	Parameter Description	Test Setup	Typ	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0		6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0		8	pF

Note : Sampled only, not 100% tested, at T_A = 25°C and a frequency of 20MHz.

PACKAGE MECHANICAL
Figure 31. SOP 200 mil (official name = 208 mil)



SYMBOL	DIMENSION IN MM		
	MIN.	NOR	MAX
A	1.75	1.975	2.20
A1	0.05	0.15	0.25
A2	1.70	1.825	1.95
D	5.15	5.275	5.40
E	7.70	7.90	8.10
E1	5.15	5.275	5.40
e	---	1.27	---
b	0.35	0.425	0.50
L	0.5	0.65	0.80
θ	0 ⁰	4 ⁰	8 ⁰

Note : 1. Coplanarity: 0.1 mm
 2. Max. allowable mold flash is 0.15 mm
 at the pkg ends, 0.25 mm between leads.

Figure 32. VDFN 8 (5x6 mm)

Controlling dimensions are in millimeters (mm).

SYMBOL	DIMENSION IN MM		
	MIN.	NOR	MAX
A	0.70	0.75	0.80
A1	0.00	0.02	0.04
A2	---	0.20	---
D	5.90	6.00	6.10
E	4.90	5.00	5.10
D2	3.30	3.40	3.50
E2	3.90	4.00	4.10
e	---	1.27	---
b	0.35	0.40	0.45
L	0.55	0.60	0.65


Note : 1. Coplanarity: 0.1 mm

Figure 33. VDFN 8 (6x8 mm)



Notice:
This package can't contact to metal trace or pad on board due to expose metal pad underneath the package.

SYMBOL	DIMENSION IN MM		
	MIN.	NOR	MAX
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A2	---	0.20	---
D	7.90	8.00	8.10
E	5.90	6.00	6.10
D1	4.65	4.70	4.75
E1	4.55	4.60	4.65
e	---	1.27	---
b	0.35	0.40	0.48
L	0.4	0.50	0.60

Note : 1. Coplanarity: 0.1 mm


Figure 34. PDIP8


SYMBOL	DIMENSION IN INCH		
	MIN.	NOR	MAX
A	---	---	0.210
A1	0.015	---	---
A2	0.125	0.130	0.135
D	0.355	0.365	0.400
E	0.300	0.310	0.320
E1	0.245	0.250	0.255
L	0.115	0.130	0.150
e_B	0.310	0.350	0.375
θ°	0	7	15

Figure 35. 16 LEAD SOP 300 mil


SYMBOL	DIMENSION IN MM		
	MIN.	NOR	MAX
A	---	---	2.65
A1	0.10	0.20	0.30
A2	2.25	---	2.40
C	0.20	0.25	0.30
D	10.10	10.30	10.50
E	10.00	---	10.65
E1	7.40	7.50	7.60
e	---	1.27	---
b	0.31	---	0.51
L	0.4	---	1.27
θ	0°	5°	8°

Note : 1. Coplanarity: 0.1 mm

Figure 36. 24-ball Ball Grid Array (6 x 8 mm) Package


SYMBOL	DIMENSION IN MM		
	MIN	NOM	MAX
A	---	---	1.20
A1	0.27	---	0.37
A2	0.21 REF		
A3	0.54 REF		
D	6 BSC		
E	8 BSC		
D1	---	3.00	---
E1	---	5.00	---
e	---	1.00	---
b	---	0.40	---

Purpose

Eon Silicon Solution Inc. (hereinafter called "Eon") is going to provide its products' top marking on ICs with < cFeon > from January 1st, 2009, and without any change of the part number and the compositions of the ICs. Eon is still keeping the promise of quality for all the products with the same as that of Eon delivered before. Please be advised with the change and appreciate your kindly cooperation and fully support Eon's product family.

Eon products' Top Marking

cFeon

cFeon Top Marking Example:

cFeon

Part Number: XXXX-XXX

Lot Number: XXXXX


Date Code: XXXXX

For More Information

Please contact your local sales office for additional information about Eon memory solutions.



ORDERING INFORMATION



PACKAGING CONTENT
P = RoHS compliant

TEMPERATURE RANGE
I = Industrial (-40°C to +85°C)

PACKAGE
H = 8-pin 200mil SOP
W = 8-pin VDFN (5x6mm)
Y = 8-pin VDFN (6x8mm)
Q = 8-pin PDIP
F = 16-pin 300mil SOP
BB = 24-ball Ball Grid Array (6 x 8 mm)

SPEED
104 = 104 MHz

BASE PART NUMBER
EN = Eon Silicon Solution Inc.
25Q = 3V Serial Flash with 4KB Uniform-Sector,
Dual and Quad I/O
64 = 64 Megabit (8192K x 8)



Revisions List

Revision No	Description	Date
A	Initial Release	2009/03/12
B	<ol style="list-style-type: none">Update Block and Chip erase time (typ.) parameter on page 1 and 39.<ol style="list-style-type: none">Block erase: from 0.4s to 0.5sChip erase: from 15s to 30sAdd the Reset-Enable (RETEN), Reset (RST) commands and Software Reset Flow on page 14, 16 and 17.Add the description of OTP erase command on page 14, page 36.Add the SR5 fail bit information in the table 7 Suspend Status Register Bit Locations on page 21 and 22.Modify some parameter values in Table 12 on page 39.<ol style="list-style-type: none">Modify RDSR, RDID from 50 to 80MHzModify t_{CSH} CS# High Time (min.) from 100ns to 15ns for read and 50ns for program/erase.Modify t_{WS} Write Suspend Latency (max.) from 10μs to 20μs.Add the t_{SR} Software Reset Latency value (max.).	2009/04/28
C	<ol style="list-style-type: none">Add Figure 4. Quad SPI Modes on page 11.Update Software Reset Flow on page 17.Add Figure 8.1 Write Enable/Disable Instruction Sequence under EQIO Mode on page 19.Add Figure 9.1 Read Status Register Instruction Sequence under EQIO Mode on page 20.Add Figure 10.1 Read Suspend Status Register Instruction Sequence under EQIO Mode on page 22.Add Figure 11.1 Write Status Register Instruction Sequence under EQIO Mode on page 24.Add Figure 13.1 Fast Read Instruction Sequence under EQIO Mode on page 26.Add Figure 16.1. Quad Input / Output Fast Read Instruction Sequence under EQIO Mode on page 29.Add Figure 17.1 Quad Input/Output Fast Read Enhance Performance Mode Sequence under EQIO Mode on page 32.Add Figure 18.1 Program Instruction Sequence under EQIO Mode on page 34.Add Figure 19. Write Suspend Instruction Sequence Diagram on page 34.Add Figure 20. Write Resume Instruction Sequence Diagram on page 35.Figure 20.1 Write Suspend/Resume Instruction Sequence under EQIO Mode on page 36.Add Figure 22.1 Block/Sector Erase Instruction Sequence under EQIO Mode on page 38.Add Figure 23.1 Chip Erase Sequence under EQIO Mode on page 40.Add Figure 27.1. Read Manufacturer / Device ID Diagram under EQIO Add Mode on page 43.Add Figure 28.1. Read Identification (RDID) under EQIO Mode on page 45.Add Figure 29.1 Enter OTP Mode Sequence under EQIO Mode on page 46.	2009/07/27
D	Add Figure 21. Write Suspend/Resume Flow on page 37	2009/09/01
E	<ol style="list-style-type: none">For the standard SPI (single mode), change the speed from 100MHz to 104MHz. For the dual and quad SPI, change the speed from 80MHz to 50MHz.Add the package option of VDFN 8 (6 mm x 8 mm).Modify Table 10. DC Characteristics I_{CC1} (Standby) and I_{CC2} (Deep Power-down) Current from 5μA to 20μA on page 49.	2009/10/19

**Revisions List**

Revision No	Description	Date
F	1. Add 8-pin PDIP package option 2. Add 24-ball Ball Grid Array (6 x 8 mm) package option 3. For the dual and quad SPI, change the speed from 50MHz to 80MHz. 4. Remove Write Suspend and Write Resume information. 5. Modify Software Reset Latency from 20 μ s to 28 μ s on page 47.	2010/02/05
G	1. Update AC Characteristics in Table 11 on page 47. (1). Sector Erase time from 0.09s to 0.06s (typ.) (2). Block Erase time from 0.5s to 0.3s (typ.)	2010/04/19